This paper proposes a method for direct predictive control of DC-link current using the interior permanent magnet synchronous motor (IPMSM) discrete equation for electrolytic capacitorless inverters. Electrolytic capacitorless inverters do not have any electrolytic capacitors or power factor correction circuits. Therefore, direct DC-link current control is proposed as a method for controlling the the DC-link current of the inverter to improve the input power factor. However, in the direct DC-link current-control method, an error occurs in the DC-link current due to the one-sample delay in the voltage output. Because of this error, a current harmonic is generated in the input current. The direct predictive DC-link current control proposed in this paper reduces this error, thus satisfying the input-current-harmonics regulation value of IEC 61000-3-2.
Introduction
In recent years, a variable-speed drive system for motors has been widely used to save energy (1) - (3) . In general, singlephase to three-phase inverters have been used for variable speed operation of motors. To use a single-phase-to-threephase inverter, a power factor correction (PFC) circuit and a large electrolytic capacitor are required (4) . However, large electrolytic capacitors increase the size and shorten the life of the inverter system of compressor motor. These problems also occur in a three-phase to three-phase inverter system, and a method for controlling capacitor current by predictive control has been proposed (5) - (8) . In a single-phase to threephase inverter system, a motor drive system using a film capacitor instead of an electrolytic capacitor has been proposed (9) . In this system, because the DC-link part does not have a large energy buffer, the power ripple is absorbed by the kinetic energy accumulated in the moment of inertia of the motor. However the input current oscillates due to the resonance between the line impedance reactor on the grid side and the DC-link capacitor, and harmonics are generated in the input current. Input current harmonics are regulated by IEC 61000-3-2 class A. IEC 61000-3-2 class A regulates odd and even harmonics (10) . The input current harmonics in this system do not satisfy the IEC 61000 3-2 class A.
In addition, to improve the input current waveform, direct DC-link current control (DDCCC) has been proposed (11) - (13) . DDCCC controls the DC-link current toward electrolytic capacitorless inverter by modifying the inverter output voltage directly, and then is not limited by motor-current-control bandwidth. Especially, this method reduces the input current harmonics effectively in high-speed region that the frequency of the spatial harmonics higher than the control bandwidth. However, because the direct DC-link current control method controls the DC-link current in a feedforward manner, an error occurs in the DC-link current due to the motor current that changes during the control period. When the modification amount of the voltage reference is large, the output voltage vector is modified to the intersection between the DClink current line and the voltage-limit. When the voltage reference sharply changes, the motor current changes steeply. The inverter includes one-sample delay in the voltage output. Therefore, when the fluctuation of the current in the sampling period is large, the control error of the DC-link current becomes large and causes a high-frequency harmonics (14) . Therefore, this paper proposes a new predictive control based on the interior permanent magnet synchronous motor (IPMSM) discrete equation that reduce the error caused by delay in the DC-link current. Moreover, this paper confirms the effectiveness of the proposed method by experiment. 
Direct DC-link Current Control
In the electrolytic capacitorless inverter system, the DClink electrolytic capacitor is replaced with a small-capacity film capacitor, and the PFC circuit is omitted. As the current flowing into the capacitor decreases, the input power factor is improved by controlling the DC-link current in the electrolytic capacitorless inverter. However, the input-current distortion occurs due to a delay in the motor current control system and the induced harmonics voltage of IPMSM. Therefore, DDCCC improves the power factor by directly controlling the DC-link current of the electrolytic capacitorless inverter. The block diagram of the IPMSM drive system to which DDCCC is applied is shown in Fig. 1 . DDCCC is a method of directly controlling the DC-link current by modifying the output voltage of the inverter. DDCCC is applied when the motor speed is in the steady state.
In the inverter, the relationship between the rectified source current |i in |, the DC-link current I dc , and the DC-link capacitor current i c is as follows:
The average DC-link current I dc is determined by the sum of the average values of each phase current as follows:
where v * αn and v * βn are the normalized α and β axis voltage references and i α and i β are the α and β axis currents, respectively. The process of normalization involves dividing the voltage reference value by the DC-link voltage V dc and then multiplying by 2. On the basis of Eq. (1), the DC-link current reference I * dc required to obtain a unity input power factor is calculated as follows:
The rectified source current reference |i in | * and the DC-link capacitor current i c are obtained as follows:
Here, C dc is the capacitance of the DC-link capacitor, ω in is the angular frequency of the grid, V in is peak value of the grid voltage, and θ in is the grid phase in Fig. 1 . By reforming Eq. (2) for v * βn , the following equation is calculated.
Equation (6) indicates that the DC-link current, which is equal to its reference I * dc , is obtained by outputting the voltage vector on the line. Equation (7) is obtained by converting Eq. (6) into the dq axis. In the control of electrolytic capacitorless inverters, Eq. (6) and similar equations are commonly used (11) - (13) 
The intersection point between Eq. (6) and Eq. (8) is calculated as follows: 
In DDCCC, the voltage reference from the current controller is modified as shown in Eq. (9) and Eq. (10). Figure 3 shows the experimental results of IPMSM control by DD-CCC under the conditions as shown in Table 1 and Table 2 . In Fig. 2 , the results of (b) are shown on the condition of the voltage-limit-inscribed circle, and (c) is shown in the condition of modified voltage ratio limitation, such as A DDCCC , which has a lower-limit value of 0.3 and upper-limit value of 100. A DDCCC is a gain for modifying the voltage reference value which is the current controller output. Modification by A DDCCC is equivalent to modifying the pole of the current control system. To operate the system sably, it is necessary to set the lower and upper limitof A DDCCC . The lower limit value is set so that the pole of the current controller does not become lower than the pole of the speed controller (13) . The upper limit value is set to a large value so that the poles of the current controller are not limited by saturation of the modification amount. In the experimental results as shown in Fig. 3 , the input current harmonics are generated when the voltage reference sharply changes. In the DDCCC, the input current harmonics occur depending on motor parameters and operating conditions. The fast Fourier transform (FFT) results of the input current is shown in Fig. 4 , where the regulation value of IEC 61000-3-2 is not sometimes satisfied.
Predictive Direct DC-link Current Control
based on IPMSM discrete equation
Predictive Direct DC-link Current Control within the Voltage Limit
In the proposed method, the motor current is controlled on the αβ axis and is predicted on the dq axis. DDCCC is based on Eq. (2), which is based on the instantaneous value of the motor current at the sampling point and includes the error between the DC-link current in Eq. (2) and accurate average DC-link current during control period in Eq. (11) .
Equation (11) is a relative equation of the motor current and (12) and Eq. (13) . Because the motor speed is steady state, ω re is a constant value.
The coefficients A and b used for Eq. (12) 
As shown in (15) defines an ellipse passing through the vicinity of the conventional DClink current line as shown in Fig. 6 . This equation is called the predictive DC-link current curve. The proposed method predictively controls the DC-link current by using Eq. (15) . The predictive DC-link current curve is used in the same manner as the DDCCC, as shown in Fig. 6 . In Fig. 6, similarly (b) is shown on the condition of voltage limitation on the hexagonal voltage aria, and (c) is shown in the condition of modified voltage-ratio limitation, such as the A DDCCC lower limit value of 0.3 and upper limit value of 100. By using the predictive DC-link current curve, the error caused by delay in the DClink current is reduced as shown in Fig. 7 .
In the predictive control of the DC-link current using the predictive DC-link current curve, the DC-link current is controlled by modifying the voltage reference from the current controller. When the voltage is not saturated, the amplitude of the voltage reference v o from the current controller is modified to be the voltage reference of the predictive DC-link current curve. Assuming that the voltage reference calculated from the current controller and the decoupling controller are
, the line with the same phase as the output voltage is as follows:
The intersection of Eq. (21) and the predictive DC-link 
The Table 2 , the prediction-control method of the voltage saturation region is used.
Predictive Direct DC-link Current Control in the Voltage Saturation Region
DDCCC modifies the output voltage vector to be that on the intersection of the voltage limit and the DC-link current line. The proposed predictive control of the DC-link current also modifies this output voltage vector to be that on voltage limit and the predictive DClink current curve. In this paper, the voltage limit is defined as voltage-limitation hexagon. The voltage-limitation hexagon is expressed using six straight lines and is generalized as a straight-line equation, as shown by Eq. (25).
The intersection of the Eq. (25) and the predictive DC-link current curve is shown in Eq. (15) . (26) is calculated for each of the six equations, and the closest intersection point that has a solution inside each vertex of the voltage-limitation hexagon is taken as the intersection point.
Performance Analysis between DDCCC and Proposed Predictive DDCCC
In DDCCC, the voltage vector is manipulated in a feedforward manner so as to obtain the desired DC-link current based on the sampling value of the continuously changing motor current. In Fig. 5 , because the output voltage is delayed by one sample period, an error occurs in the DC-link current. Moreover, because the motor current changes during the control period depending on the output voltage, the error of the DC-link current increases. Therefore, DDCCC using the DC-link current line always has an error in the DC-link current, and the error amount varies depending on the voltage output from the inverter.
The error caused by delay in the DC-link current due to DDCCC is obtained by calculating I dc [k] using Eq. (11) . The error rate between I dc [k] and I * dc [k] is as follows:
The error rate I dcError distribution in the hexagonal voltage limit under the conditions shown in Table 1 and Table 3 is shown in Fig. 8 . Moreover, Fig. 8 also shows the error I dcError at the point on the DC-link current line at phase θ * . In Fig. 8 , the difference between DC-link current line and predictive DC-link current curve is large. In the proposed method, when the motor does not cause parameter variation and the output voltage vector is within the voltage limit, the error rate I dcError is 0%.
When the harmonics of the magnetic flux density distribution of the rotor is large, the harmonics of the motor current increases. In this condition, the change in motor current during the sample period increases and the error caused by delay increases. Such an error arises as long as a method of modifying the voltage vector based on the sampled current is used. The error rate I dcError distribution under the conditions shown in Table 1 and Table 4 is shown in Fig. 9 . In Fig. 9 , the difference between DC-link current line and predictive DC-link current curve is small. Under the conditions shown in Table 4, the conventional method has the error of 10% or more within the voltage limit. Tables 1 and 2 show the motor parameters and inverter circuit constants used for the experiment. In JIS C61000-3-2, an inductor of 0.46 mH ± 0.0369 mH and a resistance of 0.38 Ω ± 0.0304 Ω are specified as parasitic components (18) . In the experiment, a 0.4 mH inductor and a 0.5 Ω resistor are connected to the system as parasitic components. A power analyzer (WT 1800 made by Yokogawa Electric Co., Ltd.) is used for measuring the input power factor. Also, dead time is set at 3.5 μs and dead time compensation is applied (19) . The experimental results at the carrier frequency of 16 kHz, the Table 2 , the lower limit of A DDCCC is 0.3 and the upper limit value is 100, based on the experimental results. In the experimental results with the proposed method shown in Fig. 10 , because the error caused by delay is suppressed by the proposed method, the harmonics of the input current are reduced. Figure 11 shows the FFT results of the input current. By applying the proposed method, the harmonics of the input current are reduced, and the number of harmonics is kept below the regulation value.
Experimental Results
The experimental results at 2000 rpm operating speed and 60% load are shown in Fig. 12 and Fig. 13 . In the case of the condition of low speed and light load, in the conventional method, the harmonics of the input current often remains when the voltage reference is steeply operated. In contrast, in the proposed method, the harmonics of the input current are suppressed well. Fig. 14 shows the FFT results of the input current with low speed and low load. By applying the proposed method at low speed and light load, the harmonics of the input current are reduced well.
The experimental results set the carrier frequency to 10 kHz are shown from Fig. 15 to Fig. 17 . According to the experimental results at operating rated speed and full load, as shown in Fig. 15 , the harmonics of the input current often remains when the voltage vector is steeply operated, as is also shown in the results of Fig. 3 . In addition, as the control period is extended, the motor current difference between i d [k] and i d [k + 1] increases. In this case, the harmonics of the input current due to the motor current harmonics becomes large. Even when the control period is extended, by applying the proposed method, the harmonics of the input current are reduced. Tables 5 and 6 show the harmonic-reduction ratios and power factor for each experiment. In each condition, the input current harmonics and power factor are improved by the proposed method. parameter variation in inductance. The effectiveness of the proposed method is maintained even when the parameter varies by about 20%.
Conclusion
This paper proposes a new predictive control method for DC-link current using the IPMSM discrete equations. The conventional DDCCC often has input-current harmonics by the voltage output delay. The harmonics of the input current are reduced because the error caused by delay is reduced by the proposed method. In the experiments, by using the proposed method, the harmonics of the input current is reduced under the regulations of IEC 61000-3-2. In addition, the harmonics of the input current is reduced even when the parameter variation of inductance becomes by 20%. Consequently, effectiveness of the proposed method is confirmed. The variables used in these equations are given below. 
